

[illegible]

FIELD OF THE INVENTION

[0001] This invention generally relates to changing the bandwidth between a device and a processor. More particularly this invention relates to an apparatus and method capable of changing the bandwidth between a device and a processor without changing the physical component layout in the processor.

BACKGROUND OF THE INVENTION

[0002] Joining several processors in parallel increases processing capacity. Typically, any number from two to eight processors may be joined in parallel. Generally, multiple parallel processors are joined together on a shared bus. Figure 1 illustrates a four processor (4P) architecture used in conjunction with a shared bus. Four processors, Processor 1, Processor 2, Processor 3, and Processor 4, connect to a shared bus, which in turn connects to the Northbridge chipset. The Northbridge chipset further connects to the Southbridge chipset and external memory. For example, a Pentium™ processor may employ the shared bus architecture illustrated in figure 1. However, a point-to point architecture, typically, provides a higher bandwidth than does a shared bus architecture.

[0003] In a shared bus architecture, multiple devices all share the same bus and must follow an order and protocol to use the bus. In contrast, a point-to-point bus architecture provides an uninterrupted connection between two separate devices. Thus, in general, a point-to-point bus creates a higher bandwidth between two separate devices. A higher bandwidth can have the

[illegible]

[0014] figure 9 illustrates an embodiment of the routing agent controlling the communication pathways in an outbound information transfer layer.

[0015] While the invention is subject to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and will herein be described in detail. The invention should be understood to not be limited to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention.

00327 4758E260

1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
21

[0017] A routing agent may be used with a processor in a point-to-point architecture to allow a customer to change the bandwidth, or number of bus lines and clock speed, between two devices. A point-to-point bus architecture provides an uninterrupted connection between two separate devices. Generally, a packet based protocol transfers information in a point-to-point bus architecture. The routing agent may alter the effective bandwidth between a processor and a device exterior to the processor by changing one or more communication pathways in the processor without changing a physical component layout in the processor. Bandwidth is the total amount of information that can be transferred within a given time period between two devices. In an embodiment, the manufacturer or the customer may change the number of ports linked between the two devices to increase the bandwidth between the devices. In an embodiment, the manufacturer or the customer may add additional processors linked to a device by changing the number of ports linked between a first processor and the device exterior to the first processor.

402 and the first processor **404** as well as the input-output component **402** and the second processor **406** has effectively doubled. In 16-bit mode, eight clock cycles must occur to transfer eight 16-bit packets (128 bits) of information between each processor and the input-output component. In 32-bit mode, four clock cycles must occur to transfer four 32-bit packets (128 bits) of information between each processor and the input-output component.

[0022] Figure 5 illustrates an embodiment of a four processor point-to-point architecture **500** having a 16-bit point-to-point connection between an input-output component **502** and each of the four processors **504, 506, 508, 510**. The four processors are processor 1 **504**, processor 2 **506**, processor 3 **508**, and processor 4 **510**. In an embodiment, each of the four processors **504, 506, 508, 510** employs an embodiment of the arbiter. The processors **504, 506, 508, 510** have a flexible architecture that coordinates with the arbiter to allow a variety of uses for these processors **504, 506, 508, 510**. For example, the four processor architecture **500** may be substituted with the two processor architecture employing a 32-bit connection with the input-output component **502**. Thus, the processing power of this arrangement has effectively doubled because four processors will process the data coming from the input-output component **502**. Thus, an embodiment of the arbiter allows the same input-output component **502** to work with either a two processor architecture, a four processor architecture **500** or other similar multiple processor architecture.

[0023] A programmable knob setting in a configuration register directs the routing agent to establish the customer's current desired configuration such as a 16-bit, 32-bit, or 48-bit point-to-point connection between the processor and a device exterior to the processor. In an

agent **702**, a fifth 128-bit register **724**, a local address transaction tracker buffer (LATT) **726**, a central data management buffer (CDM) **728**, and a remote address transaction tracker buffer (RATT) **730**.

[0029] In an embodiment of the inbound buffer layer **700**, if the configuration register **732** is programmed for a 32-bit point-to-point connection, then the routing agent **702** effectively gangs two link layers together. The first link layer **704** receives the eight related 16-bit packets (128-bit) of information at twice the clock speed from the communication switching device in the first physical layer. The first link layer **704** stores the 128-bit packet of information in the first register **706**. The 128-bit packet of information is routed appropriately to either the first response queue **708** or the first request queue **710**. The routing agent **702** sends an enablement signal to the first communication pathway switching device **712**, third communication pathway switching device **734**, and fifth communication pathway switching device **722**. The routing agent **702** also sends a disable signal to the second communication pathway switching device **716** and fourth communication pathway switching device **736**. The routing agent **702** directs the fifth communication pathway switching device **722** to request data only from the first communication pathway switching device **712** and the third communication pathway switching device **734**. In 32-bit mode, the second communication pathway switching device **716** and fourth communication pathway switching device **736** receive no signal from the physical layer because the routing agent **702** disabled the second flip flop and fourth flip flop in the physical layer.

[0030] The 128-bit packets of information are transferred to the fifth communication pathway switching device **722** through the first communication pathway switching device **712** and then the third communication pathway switching device **734** in a cyclic sequential manner. In a

repeating cycle, the fifth communication pathway switching device **722** requests the contents of the first response queue **708**, then the first request queue **710**, then the third response queue **738**, then the third request queue **740**, and then repeats this sequence. Every packet of information may be either a request for a command and/or data or a response to a command or data. In an embodiment, once a packet is written into a response queue or request queue, then the information is transferred from these queues at core clock frequency. The packets of information are sent from the fifth communication pathway switching device **722** to one of the following three components. The central data management buffer (CDM) **728** stores data to be consumed by the protocol layer **740**. The remote address transaction tracker buffer (RATT) **730** stores commands from a remote device such as a request from a remote processor. The CDM **728** stores corresponding data, if any, associated with that command. Similarly, the local address transaction tracker buffer (LATT) **726** stores local commands and responses made by the processor core. The corresponding data, if any, associated with that command is stored in the CDM **728**.

[0031] If the configuration register **732** is programmed for a 16-bit point-to-point connection, then each inbound link layer **704**, **714**, **718**, **720** acts independently. The routing agent **702** directs the fifth communication pathway switching device **722** to request information out of the eight possible sources, the corresponding request queue **710**, **713**, **740**, **750** or the corresponding response queue **708**, **711**, **738**, **748** in each link layer **704**, **714**, **718**, **720**, in a cyclic sequential manner. If a particular queue is empty, then the communication pathway switching device **722** automatically pulls packets out of the next queue without any penalty. In an embodiment, the packets from the four physical layers are written into the appropriate queue at 100 megahertz, if

[0034] One or more retry queues **838** exist in the outbound link layer. The retry queue **838** stores a duplication of the information to be transferred in case an error occurs in the transfer of the information. The retry queue **838** exists primarily in case there may be an error in the link. The retry queue **838** erases the duplicated information stored in a retry queue **838** upon receiving a confirmation of an error free transfer of information.

such as the first port **904**. The processor transfers information between itself and a device exterior to the processor through these ports. The information signal contains information such as a request, response, or data.

[0037] In an embodiment of a two processor architecture, for example, three ports hook up to the second processor in the system, and the fourth port hooks up an input-output component such as a chip set. A first communication pathway switching device **908** such a multiplexer receives a 128-bit packet of information from the link layer. The first communication pathway switching device **908** reads the 128-bit packet of information from either the response queue **911** or the request queue **910** at a clock speed of 100 megahertz for example. The signal output of the first communication pathway switching device **908** is two 64-bit packets of information, a first 64-bit packet and a second 64-bit packet which are stored in the first register **912**. After a time delay **914**, the second communication pathway switching device **918** reads the first 64-bit packet through the second register **916** at twice the clock speed, 200 megahertz, of the 128-bit packet of information. The signal output of the second communication pathway switching device **918** is two 32-bit packets of information, a first 32-bit packet and a second 32-bit packet which are stored in the third register **920**. The clock speed of 32-bit packet of information in the third register is again doubled to 400 megahertz.

[0038] The routing agent **902** now directs the 32-bit packet of information to take a 32-bit bypass path **922** or a 16-bit information transfer path in the corresponding communication pathway switching devices **926**, **934**. The configuration register **924** informs the routing agent **902** whether the component exterior to the processor should be a 16-bit, 32-bit or 48-bit-point-to-point connection. In one embodiment, for example, if a 16-bit point-to-point connection exist

between the processor and the input-output component, then routing agent **902** directs each physical layer to act independently of the other physical layers. A fourth communication pathway switching device **926** reads the 32-bit packet of information at 400 megahertz from the third register **920** and outputs two 16-bit packets of information. A fifth communication pathway switching device **928** reads the 16-bit packet of information at 400 megahertz from the forth register **927** and outputs the 16-bit packet of information to the first port **904**. The routing agent **902** sends a signal to the sixth communication pathway switching device **930** in the second outbound physical layer **932**. The signal enables the 16-bit path in the fifth communication pathway switching device **928**. The routing agent **902** disables the 32-bit bypass path **922** from the fourth communication pathway switching device **926**. The routing agent **902** also sends a signal to the second physical layer **932**, the sixth communication pathway switching device **930**, to enable the 16-bit path in the sixth communication pathway switching device **930** and disable/ignore the 32-bit bypass path **922** coming from the third register **920**. Thus, the output from first port **904** and the second port **906** are unrelated 16-bit packets of information.

[0039] If in one embodiment for example, a 32-bit point-to-point connection exist between the processor and the input-output component, then the routing agent **902** gangs the output of the first port **904** and the output of the second port **906**. The routing agent **902** sends a signal to the sixth communication pathway switching device **930**. The routing agent's signal disables the 16-bit path in the sixth communication pathway switching device **930** and enables the 32-bit bypass path **922** coming from the third register **920**. The routing agent **902** also sends a signal to the first physical layer **931**, the fourth communication pathway switching device **926**, to enable the 32-bit bypass path **922**. Thus, the output from first port **904** and the second port **906** are related

0627